

1 This listing of claims will replace all prior versions, and listings, of claims
2 in the application.

3

4 **Listing of Claims:**

5

6 Claims 1-7 (previously canceled)

7

8 Claim 8 (original): An apparatus comprising:

9 a first XOR circuit having a first input to receive first data in a first format,
10 a second input to receive a periodic signal other than the first data; and an output
11 to provide the first data in a second format; and

12 a second XOR circuit having a first input coupled to the output of the first
13 XOR circuit, a second input coupled to receive the periodic signal other than the
14 first data, and an output to provide the first data in the first format.

15

16 Claim 9 (original): The apparatus of claim 8, further comprising a memory
17 for storing the first data in the second format.

18

19 Claim 10 (original): The apparatus of claim 9, wherein the periodic signal
20 comprises an address signal for addressing the memory.

21

22 Claim 11 (original): The apparatus of claim 10, wherein the address signal
23 is generated by a burst counter.

1 Claim 12 (currently amended): ~~The~~^{An} apparatus of claim 8, further
2 comprising:

3 a first XOR circuit having a first input to receive first data in a first format,
4 a second input to receive a periodic signal other than the first data; and an output
5 to provide the first data in a second format;

6 a second XOR circuit having a first input coupled to the output of the first
7 XOR circuit, a second input coupled to receive the periodic signal other than the
8 first data, and an output to provide the first data in the first format; and

9 a plurality of memories for storing the first data in the second format;
10 a burst counter for generating addresses for storing the first data in the first
11 format, wherein the periodic signal is derived from the addresses, wherein the first
12 XOR circuit, the second XOR circuit, and the burst counter reside on a buffer
13 chip.

14

15 Claim 13 (original): The apparatus of claim 8, wherein the second format is
16 different from the first format.

17

18 Claim 14 (original): The apparatus of claim 8, further comprising:
19 a first buffer coupled to the output of the first XOR circuit and to the first
20 input of the second XOR circuit;
21 a second buffer coupled to the output of the second XOR circuit.

22

23 Claim 15 (original): An apparatus comprising:
24 a first circuit having a plurality of terminals;

1 a first plurality of XOR circuits each having a first input coupled to one of
2 the plurality of terminals, a second input coupled to receive a first periodic signal,
3 and an output; and

4 a second circuit having a first plurality of terminals each coupled to an
5 output of one of the first plurality of XOR circuits, and a second plurality of
6 terminals, wherein a number of the first plurality of terminals is different than a
7 number of second plurality of terminals.

8

9 Claim 16 (original): The apparatus of claim 15, wherein the second circuit
10 comprises a serializer.

11

12 Claim 17 (original): The apparatus of claim 16, wherein the serializer
13 circuit comprises a shift register.

14

15 Claim 18 (currently amended): An ~~The~~ apparatus of claim 15, further
16 comprising:

17 a first circuit having a plurality of terminals;
18 a first plurality of XOR circuits each having a first input coupled to one of
19 the plurality of terminals, a second input coupled to receive a first periodic signal,
20 and an output;

21 a second circuit having a first plurality of terminals each coupled to an
22 output of one of the first plurality of XOR circuits, and a second plurality of
23 terminals, wherein a number of the first plurality of terminals is different than a
24 number of second plurality of terminals; and

1 a second plurality of XOR circuits each having a first input coupled to one
2 of the first plurality of terminals of the second circuit, a second input coupled to
3 receive the first periodic signal, and an output coupled to one of the plurality of
4 terminals of the first circuit.

5
6 Claim 19 (original): The apparatus of claim 18, wherein the second circuit
7 comprises a deserializer.

8
9 Claim 20 (original): The apparatus of claim 19, wherein the deserializer
10 circuit comprises a shift register.

11
12 Claim 21 (original): The apparatus of claim 18 further comprising:
13 a second plurality of XOR circuits each having a first input coupled to one
14 of the second plurality of terminals of the second circuit, a second input coupled to
15 a second periodic signal, and an output.

16
17 Claim 22 (original): The apparatus of claim 21, wherein the first inputs of
18 the first plurality of XOR circuits are each coupled to the first circuit to receive
19 first data in a first format at a first data rate of the first periodic signal, and the
20 outputs of the first plurality of XOR circuits are structured to provide the first data
21 in a second format to the second circuit, and wherein the first inputs of the second
22 plurality of XOR circuits are each coupled to the second circuit to receive the first
23 data in the second format at a second data rate of the second periodic signal, and
24 the outputs of the second plurality of XOR circuits are structured to output the first
25 data in a third format.

1
2 Claim 23 (original): The apparatus of claim 22, wherein the first data rate
3 of the first periodic signal is an integer multiple of the second data rate of the
4 second periodic signal.

5
6 Claim 24 (original): The apparatus of claim 22, wherein the first circuit
7 comprises a memory for storing the first data, and wherein the first periodic signal
8 comprises a first address signal for addressing the memory, and the second
9 periodic signal comprises a second address signal for addressing the memory.

10
11 Claim 25 (original): A system comprising:
12 a first device comprising:
13 a first circuit;
14 a first plurality of XOR circuits having first inputs coupled to receive
15 first data from the first circuit, second inputs each coupled to receive a bit of a first
16 predetermined number, and outputs; and
17 a second device comprising:
18 a second plurality of XOR circuits having first inputs coupled to the
19 outputs of the first plurality of XOR circuits, and second inputs coupled to receive
20 one bit of the first predetermined number.

21
22 Claim 26 (original): The system of claim 25 wherein the first device further
23 comprises:
24 a second circuit for storing the first predetermined number.

1 Claims 27-28 (previously canceled)

2

3 Claim 29 (original): The system of claim 25, wherein the first
4 predetermined number comprises only one bit.

5

6 Claim 30 (original): The system of claim 25, wherein:
7 the second device further comprises a third plurality of XOR circuits
8 having first inputs to receive second data, second inputs each coupled to receive a
9 bit of a second predetermined number, and outputs; and

10 the first device further comprises a fourth plurality of XOR circuits having
11 first inputs coupled to the outputs of the third plurality of XOR circuits, second
12 inputs each coupled to receive a bit of the second predetermined number, and
13 outputs coupled to the first circuit.

14

15 Claim 31 (original): The system of claim 30, wherein the first
16 predetermined number and the second predetermined number are the same
17 number.

18

19 Claim 32 (original): The system of claim 30, wherein the second
20 predetermined number is only one bit.

21

22 Claim 33 (previously cancelled)

23

24 Claim 34 (previously amended): An apparatus comprising:
25 a first circuit;

1 a first plurality of XOR circuits having first inputs coupled to receive first
2 data from the first circuit, second inputs each coupled to receive a bit of a
3 predetermined number;

4 a second circuit providing the first predetermined number to the first
5 plurality of XOR circuits; and

6 a second plurality of XOR circuits having first inputs coupled to outputs of
7 the first plurality of XOR circuits, second inputs coupled to the predetermined
8 number, and outputs coupled to the first circuit.

9
10 Claim 35 (previously amended): The apparatus of claim 34, wherein the
11 predetermined number is only one bit.
2

12
13 Claim 36 (previously amended): The apparatus of claim 34, wherein the
14 second circuit comprises a pseudo-random number generator.

15
16 Claim 37-38 (previously cancelled)

17
18 Claim 39 (previously amended): A method of accessing a memory device
19 comprising:

20 writing data to the memory device via a first XOR circuit clocked by a
21 periodic signal other than a data signal.

22
23 Claim 40 (original): A method of accessing a memory device comprising:

24 writing data to the memory device via first XOR circuit clocked by a
25 periodic signal other than the data; and

1 reading the data from the memory device via a second XOR circuit clocked
2 by the periodic signal.

3
4 Claim 41 (original): A method of accessing a memory device comprising:
5 providing first data to a bus interface of the memory device in a first format
6 and at a first data rate;

7 reformatting the first data to a second format in response to an address
8 signal, the second format having a second data rate different than the first data
9 rate; and

10 storing the first data in the memory device in the second format.

11
12 Claim 42 (original): The method of claim 41, wherein the step of storing
13 the first data comprises storing uncomplemented first data at even addresses, and
14 storing complemented first data at odd addresses of the memory device.

15
16 Claim 43 (original): The method of claim 41, further comprising:
17 reformatting the stored first data into the first format; and
18 outputting the first data in the first format from the bus interface.

19
20 Claim 44 (original): A memory device for interfacing with a data bus and
21 an address bus, the memory device comprising:

22 a reformatting circuit receiving data in a first format at a first data rate from
23 the data bus, and reformatting the data to a second format in response to an
24 address signal on the address bus that alternates the first data rate, the reformatted
25 data having a second data rate that is different than the first data rate; and

1 a memory circuit coupled to the reformatting circuit and storing the
2 reformatted data.

3
4 Claim 45 (original): The memory device of claim 44, wherein the
5 reformatting circuit comprises an exclusive-OR circuit having a first input coupled
6 to the data bus, a second input coupled to the address signal, and an output
7 coupled to the memory circuit.

8
9 Claim 46 (original): The memory circuit of claim 44, wherein the
10 reformatting circuit reforms the reformatted data in response to the address
11 signal to regenerate the data having the first format and the first data rate.
Claim 46

12
13 Claim 47 (original): The memory circuit of claim 46, wherein the
14 reformatting circuit comprises an exclusive-OR (XOR) circuit having a first input
15 coupled to the memory circuit, a second input coupled to the address signal, and
16 an output coupled to the data bus.

17
18
19
20
21
22
23
24
25

1

2 **Amendments to the Drawings**

3 The Office recognizes and accepts the submitted sheet that includes Fig. 15
4 that was filed on January 29, 2003.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25